

# 74AHC595-Q100; 74AHCT595-Q100

8-bit serial-in/serial-out or parallel-out shift register with output latches

Rev. 3 — 6 October 2023

Product data sheet

### 1. General description

The 74AHC595-Q100; 74AHCT595-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset  $\overline{\text{MR}}$  input. A LOW on  $\overline{\text{MR}}$  will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input ( $\overline{\text{OE}}$ ) is LOW. A HIGH on  $\overline{\text{OE}}$  causes the outputs to assume a high-impedance OFF-state. Operation of the  $\overline{\text{OE}}$  input does not affect the state of the registers. The 74AHCT595-Q100 features TTL compatible inputs. Both 74AHC595-Q100 and 74AHCT595-Q100 inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 5.5 V
- · Balanced propagation delays
- All inputs have Schmitt trigger action
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- Input levels:
  - The 74AHC595-Q100 operates with CMOS input levels
  - The 74AHCT595-Q100 operates with TTL input levels
- ESD protection:
  - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
  - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints

### 3. Applications

- · Serial-to-parallel data conversion
- Remote control holding register





### 4. Ordering information


**Table 1. Ordering information** 

Type number	Package								
	Temperature range	Name	Description	Version					
74AHC595D-Q100 74AHCT595D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					
74AHC595PW-Q100 74AHCT595PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1					
74AHC595BQ-Q100 74AHCT595BQ-Q100		DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1					

### 5. Functional diagram









### 6. Pinning information

### 6.1. Pinning





### 6.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	15, 1, 2, 3, 4, 5, 6, 7	parallel data output
GND	8	ground (0 V)
Q7S	9	serial data output
MR	10	master reset (active LOW)
SHCP	11	shift register clock input
STCP	12	storage register clock input
ŌĒ	13	output enable input (active LOW)
DS	14	serial data input
V <sub>CC</sub>	16	supply voltage


### 7. Functional description

#### **Table 3. Function table**

 $H = HIGH \ voltage \ state; \ L = LOW \ voltage \ state; \ \uparrow = LOW - to - HIGH \ transition;$ 

X = don't care; NC = no change; Z = high-impedance OFF-state.

Contro	ı			Input	Output	:	Function
SHCP	STCP	OE	MR	DS	Q7S	Qn	
Χ	Х	L	L	Х	L	NC	a LOW-level on MR only affects the shift registers
Χ	T ↑ L L		L	Х	L	L	empty shift register loaded into storage register
Χ	X X H L		L	Х	L	Z	shift register clear; parallel outputs in high-impedance OFF-state
<b>↑</b>	Х	L	Н	Н	Q6S	NC	logic HIGH-level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).
X	1	L	Н	Х	NC	QnS	contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages
<b>↑</b>	↑ L H		Н	Х	Q6S	QnS	contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages



### 8. Limiting values

#### **Table 4. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 \text{ V}$ [1]	-20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$ [1]	-20	+20	mA
Io	output current	$V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-25	+25	mA
I <sub>CC</sub>	supply current		-	+75	mA
$I_{GND}$	ground current		-75	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C to } +125  ^{\circ}\text{C}$ [2]	-	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### 9. Recommended operating conditions

**Table 5. Operating conditions** 

Symbol	Parameter	Conditions	74A	HC595-0	Q100	74Al	ICT595-	Q100	Unit
			Min	Тур	Max	Min	Тур	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 3.0 V to 3.6 V	-	-	100	-	-	-	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	20	-	-	20	ns/V

#### 10. Static characteristics

#### **Table 6. Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC5	95-Q100									
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
$V_{IL}$	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V

<sup>[2]</sup> For SOT109-1 (SO16) package: P<sub>tot</sub> derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P<sub>tot</sub> derates linearly with 8.5 mW/K above 91 °C. For SOT763-1 (DHVQFN16) package: P<sub>tot</sub> derates linearly with 11.2 mW/K above 106 °C.

Symbol	Parameter	Conditions		25 °C			°C to 5 °C	_	°C to 5 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V <sub>OH</sub>	HIGH-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
$I_O = -50 \mu A; V_{CC} = 3.0 V$ $I_O = -50 \mu A; V_{CC} = 4.5 V$		I <sub>O</sub> = -50 μA; V <sub>CC</sub> = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		4.4	4.5	-	4.4	-	4.4	-	V	
		I <sub>O</sub> = -4.0 mA; V <sub>CC</sub> = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		$I_O = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
$V_{OL}$	LOW-level	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>								
	output voltage	I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 V$	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 50 μA; V <sub>CC</sub> = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 4.0 mA; V <sub>CC</sub> = 3.0 V	-	-	0.36	-	0.44	-	0.55	V
		I <sub>O</sub> = 8.0 mA; V <sub>CC</sub> = 4.5 V	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
l <sub>OZ</sub>	OFF-state output current	$V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND; $V_{CC} = 5.5$ V	-	-	±0.25	-	±2.5	-	±10	μA
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μA
C <sub>I</sub>	input capacitance		-	3	10	-	10	-	10	pF
74AHCT	595-Q100									
$V_{IH}$	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	8.0	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	l <sub>O</sub> = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I <sub>O</sub> = -8.0 mA	3.94	-	-	3.80	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 V$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I <sub>O</sub> = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
l <sub>OZ</sub>	OFF-state output current			-	±0.25	-	±2.5	-	±10	μA
I <sub>CC</sub>	supply current	rent $V_1 = V_{CC}$ or GND; $I_0 = 0$ A; $V_{CC} = 5.5 \text{ V}$		-	4.0	-	40	-	80	μA
ΔI <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other inputs at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
C <sub>I</sub>			-	3	10	-	10	-	10	pF

## 11. Dynamic characteristics

#### **Table 7. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 11.

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Typ [1]	Max	Min	Max	Min	Max	
74AHC5	95-Q100									
t <sub>pd</sub>	propagation	SHCP to Q7S; see Fig. 6 [2]								
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V; C <sub>L</sub> = 15 pF	-	5.7	13.0	1.0	15.0	1.0	16.5	ns
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 50 pF	-	7.7	16.5	1.0	18.5	1.0	20.1	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 15 pF	-	4.0	8.2	1.0	9.4	1.0	10.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.4	10.0	1.0	11.4	1.0	12.5	ns
		STCP to Qn; see Fig. 7 [2]								
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 15 pF	-	5.9	11.9	1.0	13.5	1.0	15.0	ns
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 50 pF	-	7.7	15.4	1.0	17.0	1.0	18.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 15 pF	-	4.2	7.4	1.0	8.5	1.0	9.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.5	9.0	1.0	10.5	1.0	11.5	ns
t <sub>PHL</sub>	HIGH	MR to Q7S; see Fig. 9								
	to LOW propagation	$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 15 pF	-	5.9	12.8	1.0	13.7	1.0	15.0	ns
	delay	V <sub>CC</sub> = 3.0 V to 3.6 V; C <sub>L</sub> = 50 pF	-	7.4	16.3	1.0	17.2	1.0	18.7	ns
	-	V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	4.4	8.0	1.0	9.1	1.0	10.0	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.6	10.0	1.0	11.1	1.0	12.0	ns
t <sub>en</sub>	enable time	OE to Qn; see Fig. 10 [3]								
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 15 pF	-	5.6	11.5	1.0	13.5	1.0	15.0	ns
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 50 pF	-	7.4	15.0	1.0	17.0	1.0	18.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 15 pF	-	4.0	8.6	1.0	10.0	1.0	11.0	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.3	10.6	1.0	12.0	1.0	13.0	ns
t <sub>dis</sub>	disable time	OE to Qn; see Fig. 10 [4]								
		V <sub>CC</sub> = 3.0 V to 3.6 V; C <sub>L</sub> = 15 pF	-	5.4	11.0	1.0	13.0	1.0	14.5	ns
		$V_{CC}$ = 3.0 V to 3.6 V; $C_L$ = 50 pF	-	8.7	15.7	1.0	16.2	1.0	17.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	3.8	8.0	1.0	9.5	1.0	10.5	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.8	10.3	1.0	11.0	1.0	12.0	ns
f <sub>max</sub>	maximum	SHCP or STCP; see Fig. 6 and Fig. 7								
	frequency	V <sub>CC</sub> = 3.0 V to 3.6 V	80	125	-	60	-	40	-	MHz
		V <sub>CC</sub> = 4.5 V to 5.5 V	130	170	-	110	-	90	-	MHz
t <sub>W</sub>	pulse width	SHCP HIGH or LOW; see Fig. 6								
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		STCP HIGH or LOW; see Fig. 7								
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
		MR LOW; see Fig. 9								
		V <sub>CC</sub> = 3.0 V to 3.6 V	5.0	-	-	5.0	-	5.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns

Symbol	Parameter	Conditions		25 °C			°C to 5 °C		°C to 5 °C	Unit
			Min	Typ [1]	Max	Min	Max	Min	Max	
t <sub>su</sub>	set-up time	DS to SHCP; see Fig. 8								
		V <sub>CC</sub> = 3.0 V to 3.6 V	3.5	-	-	3.5	-	3.5	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	3.0	-	-	3.0	-	3.0	-	ns
		SHCP to STCP; see Fig. 7								
		V <sub>CC</sub> = 3.0 V to 3.6 V	8.5	-	-	8.5	-	8.5	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	5.0	-	-	5.0	-	5.0	-	ns
t <sub>h</sub>	hold time	DS to SHCP; see Fig. 8								
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.5	-	-	1.5	-	1.5	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	ns
t <sub>rec</sub>	recovery	MR to SHCP; see Fig. 9								
	time	V <sub>CC</sub> = 3.0 V to 3.6 V	3.0	-	-	3.0	-	3.0	-	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	2.5	-	-	2.5	-	2.5	-	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [5]	-	180	-	-	-	-	-	pF
74AHCT	595-Q100			1						
t <sub>pd</sub>	propagation	SHCP to Q7S; see Fig. 6 [2]								
	delay	V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	3.8	8.2	1.0	9.0	1.0	10.0	ns
		$V_{CC}$ = 4.5 V to 5.5 V; $C_L$ = 50 pF	-	5.2	10.0	1.0	11.0	1.0	12.0	ns
		STCP to Qn; see Fig. 7 [2]								
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	4.0	7.4	1.0	8.5	1.0	9.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 50 pF	-	5.3	9.0	1.0	10.5	1.0	11.5	ns
t <sub>PHL</sub>	HIGH	MR to Q7S; see Fig. 9								
	to LOW	V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	4.6	8.2	1.0	9.5	1.0	10.5	ns
	propagation delay	V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 50 pF	-	5.8	10.5	1.0	11.5	1.0	12.5	ns
t <sub>en</sub>	enable time	OE to Qn; see Fig. 10 [3]								+
011		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	4.8	9.0	1.0	11.0	1.0	12.0	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>1</sub> = 50 pF	-	6.2	11.6	1.0	13.0	1.0	14.5	ns
t <sub>dis</sub>	disable time	OE to Qn; see Fig. 10 [4]								+
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 15 pF	-	3.6	6.9	1.0	8.0	1.0	9.0	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V; C <sub>L</sub> = 50 pF	-	5.8	10.3	1.0	11.0	1.0	12.0	ns
f <sub>max</sub>			130	170	-	110	-	90	-	MHz
t <sub>W</sub>	pulse width	SHCP HIGH or LOW; V <sub>CC</sub> = 4.5 V to 5.5 V; see Fig. 6	5.0	-	-	5.0	-	5.0	-	ns
		STCP HIGH or LOW; V <sub>CC</sub> = 4.5 V to 5.5 V; see Fig. 7	5.0	-	-	5.0	-	5.0	-	ns
		$\overline{MR}$ LOW; $V_{CC}$ = 4.5 V to 5.5 V; see Fig. 9	5.0	-	-	5.0	-	5.0	-	ns

Symbol	Parameter	Conditions	25 °C			-40 °C to +85 °C		-40 °C to +125 °C		Unit
			Min	Typ [1]	Max	Min	Max	Min	Max	
t <sub>su</sub>	set-up time	DS to SHCP; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; see Fig. 8		-	-	3.0	-	3.0	-	ns
		SHCP to STCP; $V_{CC}$ = 4.5 V to 5.5 V; see Fig. 7	5.0	-	-	5.0	-	5.0	-	ns
t <sub>h</sub>	hold time	DS to SHCP; $V_{CC}$ = 4.5 V to 5.5 V; see Fig. 8	2.0	-	-	2.0	-	2.0	-	ns
t <sub>rec</sub>	recovery time	$\overline{\text{MR}}$ to SHCP; $V_{\text{CC}}$ = 4.5 V to 5.5 V; see Fig. 9	3.0	-	-	3.0	-	3.0	-	ns
C <sub>PD</sub>	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [5]	-	190	-	-	-	-	-	pF

- Typical values are measured at nominal supply voltage.
- $t_{\text{pd}}$  is the same as  $t_{\text{PHL}}$  and  $t_{\text{PLH}}.$ [2]
- [3]  $t_{en}$  is the same as  $t_{PZL}$  and  $t_{PZH}$ .
- [4]
- $t_{dis}$  is the same as  $t_{PLZ}$  and  $t_{PHZ}$ .  $t_{PD}$  is used to determine the dynamic power dissipation ( $t_{PD}$  in  $t_{PD}$ ).  $t_{PD} = t_{PD} \times t_{CC}^2 \times t_{i} + t_{CC} \times t_{CC}^2 \times t_{o}$ ) where:

 $f_i$  = input frequency in MHz;


 $f_o$  = output frequency in MHz;  $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V.


All 9 outputs switching.


#### 11.1. Waveforms and test circuit





Storage clock to output propagation delays Fig. 7.






Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig. 9. Master reset to output propagation delays




Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig. 10. Enable and disable times

**Table 8. Measurement points** 

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC595-Q100	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
74AHCT595-Q100	1.5 V	0.5 × V <sub>CC</sub>



Test data is given in Table 9.

Definitions for test circuit:

 $C_L$  = load capacitance including jig and probe capacitance;

R<sub>L</sub> = load resistance;

 $R_T$  = termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator;

S1 = test selection switch.

Fig. 11. Test circuit for measuring switching times


Table 9. Test data

Туре			Load		S1 position			
			$R_L$	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>		
74AHC595-Q100	V <sub>CC</sub>	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	
74AHCT595-Q100	3.0 V	≤ 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	

### 12. Package outline

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19	

Fig. 12. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18	

Fig. 13. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 14. Package outline SOT763-1 (DHVQFN16)

### 13. Abbreviations

#### **Table 10. Abbreviations**

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

### 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes			
74AHC_AHCT595_Q100 v.3	20231006	Product data sheet	-	74AHC_AHCT595_Q100 v.2			
Modifications:	Section 2: E	<u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.					
74AHC_AHCT595_Q100 v.2	20200526	Product data sheet	-	74AHC_AHCT595_Q100 v.1			
Modifications:	guidelines o Legal texts I Section 1 ar Fig. 5: Timir Table 4: Der	of this data sheet has been of Nexperia.  Thave been adapted to the read Section 2 updated.  The diagram updated with Signary values for Ptot total propagation delay symbol and	new company nan HCP waveform. ower dissipation u	ne where appropriate.			
74AHC_AHCT595_Q100 v.1	20120712	Product data sheet	-	-			

### 15. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <a href="https://www.nexperia.com">https://www.nexperia.com</a>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### **Trademarks**

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### **Contents**

1. General description	1
2. Features and benefits	1
3. Applications	1
4. Ordering information	2
5. Functional diagram	
6. Pinning information	3
6.1. Pinning	3
6.2. Pin description	4
7. Functional description	5
8. Limiting values	
9. Recommended operating conditions	ε
10. Static characteristics	ε
11. Dynamic characteristics	8
11.1. Waveforms and test circuit	10
12. Package outline	14
13. Abbreviations	17
14. Revision history	17
15. Legal information	18

For more information, please visit: http://www.nexperia.com
For sales office addresses, please send an email to: salesaddresses@nexperia.com
Date of release: 6 October 2023

<sup>©</sup> Nexperia B.V. 2023. All rights reserved